Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

MicroC-OS II Issue

Altera_Forum
Honored Contributor II
‎09-26-2011 05:06 AM
1,236 Views

Hi, 

 

I am using Altera Stratix FPGA uC-OS-II and Nichestack IP for TCP/IP communication. 

here in a while loop where i am sending and receiving data i want to measure time . 

for that I am putting PC_ElapsedInit(),PC_ElapsedStart(),PC_ElapsedStop() functions.  

but i want to know which header files i have to add for these functions? 

Thanks in advance. 

 

regards: 

sblrde 

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-26-2011 06:47 AM
549 Views

why not using GPIO and taking measures using a scope? the best way to do it.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-26-2011 08:19 AM
549 Views

Or add a small avalon slave that counts sys_clk are returns the 32bit count value on reads.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.