Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Modify NEEK "Hardware Design Examples that support VGA"

Altera_Forum
Honored Contributor II
1,241 Views

Hello, 

 

I have extended my NEEK system with the dma_splitter and vga16_controller of the following NEEK example: Hardware Design Examples ( http://www.nioswiki.com/@api/deki/files/13/=neek_standard_ddr_vga_mirror_design_example.zip ). 

 

 

I kept the default vga parameters and clk (200MHz) as stated in the example description. 

Now when I'm running my system on the NEEK board, the image won't show correct on my monitor due to wrong (?!) vga timings. 

I also tested it with VESA VGA timings but had no success either. 

 

Got someone to work the vga example properly or experienced this problems? 

 

I would like to keep the idea of the NEEK video pipeline, but the final component of the pipeline (avalon_video_sync_generator) can't control a vga display as I know (no composite sync output).  

Has someone an idea how to get the video pipeline to control a vga display? 

 

I would be very grateful for some hints. 

 

- D.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
500 Views

No one tested the examples before?

0 Kudos
Altera_Forum
Honored Contributor II
500 Views

Hi, 

 

 

--- Quote Start ---  

 

I kept the default vga parameters and clk (200MHz) as stated in the example description. 

Now when I'm running my system on the NEEK board, the image won't show correct on my monitor due to wrong (?!) vga timings. 

I also tested it with VESA VGA timings but had no success either. 

 

--- Quote End ---  

 

 

Please refer the manual 

 

lcd_multimedia_hsmc_reference_manual.pdf 

 

from pp.2-26 to 2-28, and set the parameters of video sync generator adequately. Be careful that you must supply the appropriate pixel clock, for example, 25MHz for the VGA(60Hz) 640 * 480 resolution mode. 

 

 

--- Quote Start ---  

 

I would like to keep the idea of the NEEK video pipeline, but the final component of the pipeline (avalon_video_sync_generator) can't control a vga display as I know (no composite sync output).  

 

--- Quote End ---  

 

 

VGA_SYNC <= VGA_HS & VGA_VS; 

 

 

--- Quote Start ---  

 

No one tested the examples before? 

 

--- Quote End ---  

 

This Nios Linux distri. is almost incomplete . 

 

Kazu
0 Kudos
Altera_Forum
Honored Contributor II
500 Views

Thanks a lot, got the NEEK to control the VGA with the video_sync_generator.

0 Kudos
Reply