Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

NIOS + FPGA logic co-simulations

amildm
Valued Contributor I
‎01-23-2022 06:57 AM
932 Views
Solved Jump to solution

Hi All,

 

 Is it possible to simulate NIOS SW along with FPGA logic (HDL code)? How? Is there such Design Example? Where could it be downloaded from?
 
Thank you!
 

 

0 Kudos
1 Solution

Link Copied

2 Replies
EBERLAZARE_I_Intel
Employee
‎01-24-2022 12:31 PM
926 Views
Solved Jump to solution

Hi,


You can check the document below , and see if this is what you are looking for:

https://www.intel.com/content/www/us/en/docs/programmable/683689/current/simulating-embedded-processor-designs.html



Copy link
EBERLAZARE_I_Intel
Employee
‎01-25-2022 11:23 PM
920 Views
Solved Jump to solution

Hi,


May I know if you require further help?


Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.