Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

NIOS II:Debug without the target

Altera_Forum
Honored Contributor II
‎03-26-2010 09:31 AM
990 Views

Is it possible to debug the Nios II SW without the physical board where my project will fit? 

 

I mean I can substitute all input and output with a Jtag (using Signals & Probes) or with a VHDL block that generate my input (sometimes I use it in FPGA for debug purpouse), but if I've a Nios in the board I need to test my SW and expecially in the beginning I'll have not the physical board for myself... 

 

So.. is there a way to debug Nios II SW without the target or I need to have it? 

 

Thanks in advice
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.