Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

NIOS II SPI Peripheral

Altera_Forum
Honored Contributor II
1,629 Views

Has anyone had problems or issues of the /SS lines glitching when being switch from one /SS to another? I have four slave devices and when I select a /SS line the previous /SS that was active glitches which is erasing the data within that SPI slave device.

0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
516 Views

I was just looking into the SPI device. Do you have a capture of this? (I would like to see this). I'll run a test to see if I can cause this as well. Try pipelining that signal and if that doesn't work try debouncing using a few registers with their outputs going through an 'AND' (+ve chip select) or 'NOR' (-ve chip select) gate followed by another register (this is overkill so reduce the logic if you don't need this much debouncing). 

 

Also are you using the function call 'alt_avalon_spi_command()' or your own implementation (for your problem it doesn't matter, I just want to know how to recreate this)? 

 

Email me so that I can get back to you sooner. 

 

Cheers
0 Kudos
Altera_Forum
Honored Contributor II
516 Views

<update> 

 

I have finally got around to looking at this and it doesn&#39;t appear to be a bouncing signal, but the previous slave is being selected. If you have a SPI core in your SOPC system then you may want to determine if this is going to cause your logic some problems. 

 

If anyone needs a fix for this let me know and I&#39;ll provide it.
0 Kudos
Altera_Forum
Honored Contributor II
516 Views

This previous glitch is causing a problem. I would like to see Altera fix this with in the SPI peripheral itself and not have to come up with an external fix.

0 Kudos
Altera_Forum
Honored Contributor II
516 Views

I agree and this issue has been raised.

0 Kudos
Reply