Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12746 Discussions

PCI Design Using SOPC Builder

Altera_Forum
Honored Contributor II
‎01-10-2007 08:52 AM
1,134 Views

hi, guys. now i am busying with PCI IP usage. i want to design a PCI Device to transfer data to the PC. In the SOPC Builder, i have built a small model. It contains a PCI IP (Target mode), and a on chip ram(128k). 

Because the Altera PCI IP provides the Testbench, so i use this testbench to simulate in Modelsim. But during simulation, i found that: 

when i try to read more than 8 Dword from the Ram, it wil pop up : the target disconnected without of data. while for burst writing, the length can be any you want. 

what's the problem? 

any suggestions about the PCI desing, PCI IP usage are welcome. 

thanks in advance! http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/blink.gif
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎01-10-2007 01:17 PM
443 Views

There is an example design in the wiki, 

http://nioswiki.jot.com/wikihome/operatingsystems/alterapci (http://nioswiki.jot.com/wikihome/operatingsystems/alterapci)
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-11-2007 01:40 AM
443 Views

thanks hippo, i will check that example.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.