Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

PLL - Frequency

Altera_Forum
Honored Contributor II
‎09-01-2006 10:14 AM
1,020 Views

Hallo 

I'm working with a Nios II System on a Cyclone II Development board and an self (DSP Builder) generated Hardware part. This Hardware Part should work with a f of 1Mhz. With the Altera PLL Wizard and a input of 50Mhz i can only get a output f of 9.8...Mhz. 

How can i achieve a frequency of 1Mhz. Do i have an other f to use as input? 

Thanks for your help 

mfg florian
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.