Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Comunicados
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussões

Payload Length in Small 10/100 MAC

Altera_Forum
Colaborador honorário II
1.189 Visualizações

Hello, 

 

We are using Custom Cylcone-IV board and currently testing Ethernet using small 10/100 MAC. I went through TSE MAC user guide of Altera, and i understand that length/type is part of the frame, i also understand that maximum frame length is fixed with 1518 in small MAC and its read only register.  

 

Do i have to set the payload length of the Ethernet frame manually? If so how do i do it. 

 

Thanks
0 Kudos
1 Responder
Altera_Forum
Colaborador honorário II
484 Visualizações

What exactly do you want to achieve? The size of a given frame is defined by the Avalon Stream signals themselves, with the "start of packet" and "end of packet" signals. AFAIK this register you are talking about is just used inside the TSE to discard frames that are too long.

Responder