Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Problem about How to read the data form the avalon bus with the component by myself

Altera_Forum
Honored Contributor II
1,589 Views

Thank you very much, 

My problem is How to read the value of data from the avalon slave bus, due to the data is from my component. 

I build my component into the Nios at the SOPC Builder. 

I try to read the data in the NIOS II IDE, 

Dose anyoneunderstand my problem?? 

Does any could help me?? 

Thank you so much 

In the frigue, that is my interface of latch circuit in the NIOS II core 

I have tried to...define the IO function of latch 

like this  

"# define IORD_AVALON_LATCH_HIGH(base) IORD(base, 0)# define IOWR_AVALON_LATCH_HIGH(base, data) IOWR(base, 0, data)# define IORD_AVALON_LATCH_LOW(base) IORD(base, 1)# define IOWR_AVALON_LATCH_LOW(base, data) IOWR(base, 1, data) 

Dose anyone could tell me I wrong or right ??? 

and give me some advice ??
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
668 Views

I think that your writedata vector should be 32 bits wide

0 Kudos
Altera_Forum
Honored Contributor II
668 Views

 

--- Quote Start ---  

I think that your writedata vector should be 32 bits wide 

--- Quote End ---  

 

 

I think I knew that you meaning.  

But, My Circuit is workable. 

So, I think that doesn't affect my circuit. 

But still thanks your suggest.
0 Kudos
Altera_Forum
Honored Contributor II
668 Views

It will work as long as the only values that you write with IOWR are 0 and 1. If you want to write different values you'll need more bits.

0 Kudos
Reply