Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Quartus Programmer works but Eclipse Flash Programmer doesn't work

ZhiqiangLiang
New Contributor I
538 Views

Hi,

 

I am able to program/burn the jic file to Cyclone 10 LP 10CL120 via Quartus-->Tools-->Programmer, but I am not able to program sopcinfo and elf file via Eclipse-->NIOS II-->Flash Programmer.

 

I have also configured Eclipse-->Run-->Run Configuration, but I encountered the issue in the following picture.

 

The NIOS II in Platform Designer is designer in the following picture. I connect 40MHz crystal oscillator to FPGA AA12 pin which is dedicated clock  pin, and I didn't add a PLL in FPGA to multiple frequency.

 

ZhiqiangLiang_3-1746850151283.png

 

ZhiqiangLiang_2-1746850110716.png

 

ZhiqiangLiang_0-1746849875753.png

 

 

 

0 Kudos
2 Replies
ZhiqiangLiang
New Contributor I
531 Views

ZhiqiangLiang_0-1746850828382.png

 

0 Kudos
JitLoonL_Altera
Employee
413 Views

Hi,

The Nios II processor and other IPs typically expect a stable internal FPGA clock. A raw external crystal (not a clock module) needs a PLL or oscillator circuit to become a usable internal clock. Without a PLL, the Nios system might not run, hence causing the “Target is broken” error.

Fix: 

Add a PLL (ALTPLL) in Platform Designer and configure it:

  • Input: 40 MHz

  • Output: a stable clock (e.g., 50 MHz or 100 MHz)

  • Connect this to the clock input of your Nios II system

Then regenerate the system and recompile your project.


Even if you have a clock input connected, if the FPGA fabric doesn't receive a valid toggling signal, Nios II won't start.

Test:

  • Add a blinking LED logic driven by the same clock to verify the FPGA "sees" a running clock.

  • Or use a SignalTap logic analyzer to probe clock toggling internally.

 

Run Quartus -> Tools -> System Console, then:
tcl, jtagconfig
bash, nios2-terminal
If the Nios II does not respond, it's likely not clocking or reset properly.

Verify:

  • reset_n to the Nios II and other peripherals is correctly connected

  • You’ve added a reset controller in Platform Designer

  • The reset source is active-low and held long enough during power-up

After regenerating Platform Designer system:

  • Go to Eclipse: Right click the BSP → Regenerate BSP

  • Clean and build the ELF file again

  • Then try to flash

Sometimes the Flash Programmer fails due to:

  • Missing or incorrect Flash controller connection

  • Try using Run → External Tools → Nios II Flash Programmer instead of Run Configuration

 

0 Kudos
Reply