Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

SDRAM Controller SOPC\NIOSII

Altera_Forum
Honored Contributor II
1,378 Views

I have a system where I have a NIOS running at 100MHz and an SDRAM running at 100Mhz.  

 

When I do some profiling to see how fast my memory throughput to the CPU is, I am getting about 700,000 accesses per second. Not even 1% of the 100Mhz system clock. 

 

I am using the altera SDRAM controller and I was really hoping to leverage this IP so that I didn't have to write my own SDRAM controller. Is it really that slow?  

 

Anyone have any idea of what the throughput would be if a custom master was connected to this IP and trying to push data into the memory as fast as possible? 

 

I am wanting to hook up this SDRAM controller to my own master that will need to be able to push data into the memory at speeds up to 6MHz. I had assumed the SDRAM running at 100MHz would get the job done, but now I'm a bit worried. Maybe its just because the CPU is in charge? Also, it seems the altera SDRAM controller does not support bursting either.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
351 Views

I've got it running a bit faster, but still only getting 3.5Mhz throughput, kinda pathetic. No one has used the SDRAM controller and profiled it?

0 Kudos
Reply