- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello
I used the sg dma example design from "http://www.alterawiki.com/wiki/File:Sg-dma.zip" I run that on cycloneV the qsys connection are as the following the design is waiting for and "blocked:" here while(tx_done == 0) {} what can I check to debug that ? Thanks!Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page