Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Unable to debug

Altera_Forum
Honored Contributor II
1,218 Views

Hi folks. 

I have two(2) boards with different Altera components. First one - whith Cyclone III and the second one - with Arria II GX. 

The board with Cyclone III is OK. I am programming flash and then i can debug my NIOS program. 

But the second one(wtih Arria II GX)... I can not start to debug NIOS program(from NIOS IDE) on this borad. 

I receive following message: 

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 

Pausing target processor: not responding. 

Resetting and trying again: FAILED 

Leaving target processor paused 

Please guys,help with this issue cause i am stuck with this ****(sorry) two months yet. 

Wher can be a problem. Configuration is programming without any problem,but then... 

 

Thank you,Slava
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
533 Views

The processor not responding at all is usually caused by one of those: 

[list][*]bad clock (are you getting the clock from the right pin? If using a pll, are the frequencies correct, is the pll locked?) 

[*]bad reset signal (the reset input on the SOPC component is active low, while most HDL designs use an active high signal) 

[*]using a Nios CPU in evaluation mode without a license. In that case do not close the alert box saying that you are in Opencore evaluation (the one with the cancel button) or the CPU will stop answering[/list]
0 Kudos
Altera_Forum
Honored Contributor II
533 Views

Thank you,all. 

Problem resolved. We have found it by ourself, but your suggestions were correct. 

Clock and reset was defined in FPGA configuration 1.8V and it was not enough. 

 

 

Thank you,all.
0 Kudos
Reply