Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12745 Discussions

Update FPGA config data and NIOS software via RS232

Altera_Forum
Honored Contributor II
1,533 Views

Hi,  

 

I am fresh in FPGA design. Right now, I am updating the sof n elf file to the FPGA board by the USB Blaster and the Flash Programmer. I would like to updated these files by the RS232, and I will write a simple PC software for the update. And I want the board to start-up when it's power on.  

 

So, should I first put everything to flash memory? Create a boot loader to load the flash to RAM when the board powered on? And if I want to update, can I put everything into the flash n then reset the board?  

 

Do anyone have experience n which documents should I refer to? Thanks a lot
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
721 Views

This particular feature has been addressed many times on the forum. Refer to the following: 

 

http://www.alteraforum.com/forum/showthread.php?t=4799&referrerid=2226 

http://www.alteraforum.com/forum/showthread.php?t=4192&referrerid=2226 

http://www.alteraforum.com/forum/showthread.php?t=20623&referrerid=2226 

 

In fact just to a google search on "NIOS" and "Remote Update" 

 

Basically you have to worry about 3 things: 

1 - Downloading the fpga and NIOS software images to the board via RS232. Obviously you're going to have to write your own software for this (both on PC and NIOS) 

2 - Program the fpga and software images into flash. You're using a NIOS so using the CFI flash controller or EPCS controller is your easiest bet. 

3 - Triggering a reconfiguration once you have downloaded the image.  

 

Now you haven't stated what your configuration scheme is or what type of flash you are using. 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
721 Views

Thanks, I did search in google but I dont know the key words "Remote Update" :P, thx for telling me that 

 

i am using the CFI contorller and I hv 128Mb flash memory. What is a configuration scheme?
0 Kudos
Altera_Forum
Honored Contributor II
721 Views

Configuration scheme refers to the method used for configuring the FPGA. Depending on the device you are using, options are Active Serial, Passive Serial, Active Parallel, Passive Parallel. 

 

Which FPGA are you using. Is some other device apart from the FPGA pulling the data from flash and configuring the FPGA or is the FPGA doing the work itself? 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
721 Views

Thx Jake, 

 

I am using Active Parallel, Cyclone III, EP3C120F780, I want the FPGA do the work itself 

 

I added the UART(RS-232 Serial Port) already and I can use this to receive data from PC
0 Kudos
Altera_Forum
Honored Contributor II
721 Views

So I believe you'll want to also use the Cyclone III remote update core: 

 

http://www.altera.com/literature/ug/ug_embedded_ip.pdf 

 

Jake
0 Kudos
Reply