Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

arria 10 jtag problem while using ds5

Altera_Forum
Honored Contributor II
‎08-24-2017 02:30 AM
1,914 Views

hi all, 

I canot connect to my arria10 board when using ds5 to debug hps,but in quartus16.1 programmer tool i can see the hps device. 

which the differences between the ds5 and the quartus about thire jtag connection things? 

does someone take any problems like this? 

 

best wishes, 

hl
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎08-24-2017 05:27 PM
748 Views

When you say you can't connect, what exactly is happening? Do you have a license for DS-5? Licensing is required for running code over JTAG.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-07-2017 12:19 PM
748 Views

Hello, 

 

I am getting the same problem as mentioned above is any solution for it?? 

 

Thanks 

 

Krunal Gandhi
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-07-2017 12:21 PM
748 Views

Here, I like to mentioned that I use Cyclone V SoC custom design board with the reference of Cyclone V SoC development board.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.