Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

avalon MM write problem with UNIPHY DDR3 ip

Altera_Forum
Honored Contributor II
1,012 Views

Hi, all! 

 

I would like to write data into external DDR3 through UNIPHY DDR3 IP. I need to write data into UNIPHY DDR3 IP through avalon MM bus. 

 

Figure below are the simulation generate using MODELSIM with the avalon MM bus I interface with. However, I notice that my data are fail to be written into the ddr3 interface. May I know what's wrong with my avalon bus interface as shown figure below? How long should I assert the burstbegin signal? 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10433&stc=1  

 

Thanks!
0 Kudos
0 Replies
Reply