Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12652 Discussions

de2-70 sopc builder broblem

Altera_Forum
Honored Contributor II
1,314 Views

Hi 

 

i have de2-70 and quartus 2 10.1. and Nİos 2 10.1. 

 

i am trying to create embedded system using sopc builder. But When i compile with sopc builder it gives errors.  

 

i do all instructions on this video --> youtube "Design and Program a Computing Engine Using DE2-70 Altera FPGA Board"  

 

In this video, "Quartus II 9.1 SOPC builder" used.  

 

The difference is my quartus 2 and nios 2 version. For DE2-70 board which version of quartus must i use?  

 

Thanks for help...
0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
579 Views

is this question hard?

0 Kudos
Altera_Forum
Honored Contributor II
579 Views

Yes. "it gives errors" is too vague as a description of your problem to give you an answer.

0 Kudos
Altera_Forum
Honored Contributor II
579 Views

the error is gived by sopc builder::: 

 

 

 

# 2012.01.09 11:54:06 (*) Running Generator Program for cpu_0 

 

# 2012.01.09 11:54:10 (*) Starting Nios II generation 

# 2012.01.09 11:54:10 (*) Checking for plaintext license. 

# 2012.01.09 11:54:15 (*) Plaintext license not found. 

# 2012.01.09 11:54:15 (*) No license required to generate encrypted Nios II/e. 

# 2012.01.09 11:54:15 (*) Getting CPU configuration settings 

 

ERROR: 

cpu_0/jtag_debug_module, never heard of alignment (dynamýc) before. 

 

 

Error: Generator program  

for module 'cpu_0' did NOT run successfully.
0 Kudos
Altera_Forum
Honored Contributor II
579 Views

Could you post a screenshot of your SOPC builder project? 

Does SOPC builder actually say that? "never heard of alignment" is a really strange error message.
0 Kudos
Altera_Forum
Honored Contributor II
579 Views

i attached file.  

 

Quartus 2 11.10 web edition was used. The latest version.  

 

Thanks...
0 Kudos
Altera_Forum
Honored Contributor II
579 Views

I'm sorry, I have really no clue on this one, I've never seen that kind of cryptic error message before. How is the JTAG debug module connected to the CPU? IIRC both the instruction and data masters must be connected to it. Could you show another screenshot with all the connections?

0 Kudos
Altera_Forum
Honored Contributor II
579 Views

well. 

 

i think it is about licence. But altera says for this kind of design no licence required. 

i sappose to this is not true.  

 

So my friend has subcribe edition can generate succesfully.  

 

Thanks.
0 Kudos
Reply