Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

duration of interrupt handling

Altera_Forum
Honored Contributor II
‎04-21-2005 02:56 PM
1,280 Views

How does it take to handle an hardware interrupt? Has anybody measured this? 

I need this for buffer size calculation.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-21-2005 03:19 PM
600 Views

I imagine that this would depend on what you're doing in the interrupt handler, and especially whether you're doing all the work there or deferring some of it to a tasklet or work queue.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-22-2005 09:19 AM
600 Views

I would do the work in a tasklet. The ISR has only to read a value from the device and to set a flag. Can his be done in less than a ms?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.