Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
성공! 구독이 추가되었습니다.
성공! 구독이 제거되었습니다.
죄송합니다. 이 작업을 완료하려면 확인해야 합니다. 이메일에 있는 확인 링크를 클릭하십시오. 다음을 통해 다시 보내기를 할 수 있습니다.
프로파일.
I turn a code under niosII . I have this error I don't understant it Pausing target processor: not responding. Resetting and trying again: FAILED Leaving target processor paused can you please help me to resolve this error regards
Two possible causes: - timing problems in Quartus compilation In case, recompile the design after constraining clocks or reducing frequency - Nios is disabled because you are using an unlicensed core In this case you should not stop USB blaster connection after you have configured fpga
