Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

how to load coefficientsin an FIR filter

Altera_Forum
Honored Contributor II
‎07-23-2009 07:27 PM
1,073 Views

Hi all. 

 

I am doing my final year project on a stratix II FPGA Board. 

When I use actual coefficients with coefficients stored in logic cells, the filter works well but when I used M512 and bit width only with coefficient reload activated I can't see any results on on the spectrum analyser. 

1. Can someone please tell me how this works when M512 instead of Logic cells are used? 

2. Is it possible to send the coefficients from PC through RS232 uart ->sdram->then to coef_in port? 

I appreciate your replies
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.