Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

is that ok if nios core and sdram use different frequency clk?

Altera_Forum
Honored Contributor II
1,162 Views

hi, everyone  

i that ok if nios core and sdram ue different frequency clk? 

what if sdram clk frequency larger than nios core frequency? 

what if sdram clk frequency smaller than nios core freqencty?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
487 Views

It will work in the sense that your software will execute and be able to access SDRAM. Qsys will automatically take care of generating the necessary adaptation logic. 

 

However, if you care about performance, you will want to insert an Avalon-MM Clock Crossing bridge in between the NIOS and the SDRAM.
0 Kudos
Reply