Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

issue upgrading Nios1 to Nios2

Altera_Forum
Honored Contributor II
‎08-29-2006 03:12 AM
963 Views

Hi all, 

 

I am upgrading my legacy Nios1 project to Nios2 according to the instructions in Altera App Note 350. After regenerating my Nios2 CPU in the SOPC biulder, I tried to recompile my project in Quaturs II. But errors are encountered in the Analyse and Synthesis step, and I was shown the following error message: 

 

Error: Can't compile project with SignalTap II instance "sld_signaltap:auto_signaltap_0" in unsupported SignalTap II IP version 3. Current SignalTap II IP version is 4. 

 

Error: Can't elaborate inferred hierarchy "sld_hub:sld_hub_inst" 

 

 

Currently, I don't need the signaltap analyzer in this project. Can anybody please tell me how to remove it or upgrade it to version 4.  

 

Thank you very much!!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-29-2006 03:33 AM
292 Views

I have solved this problem by unchecking the "Enable Signaltap II Analyzer" check box in "Signaltap II Logic Analyzer" in Quartus II Settings Dialog.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.