Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

nasys_clock_freq is not defined

Altera_Forum
Honored Contributor II
1,206 Views

Hi all, 

 

Im trying to build uClinux but pretty much straight away im getting this error:  

 

jiffies.h:247:31: warning: "nasys_clock_freq" is not defined 

jiffies.h:247:31: division by zero in# if 

 

nasys_clock_freq isnt evene mentioned once in jiffies.h. Im using a reference design for a dev board (reference design wasn't made for uClinux). I cant think why its giving me this error!!!  

Any ideas??
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
537 Views

I had the same problem at first 

check your design in SOPC builder,  

I think you're missing a full-featured timer module 

hope this works :)
0 Kudos
Altera_Forum
Honored Contributor II
537 Views

<div class='quotetop'>QUOTE (asafvm @ Jul 28 2009, 08:29 PM) <{post_snapback}> (index.php?act=findpost&pid=23310)</div> 

--- Quote Start ---  

I had the same problem at first 

check your design in SOPC builder,  

I think you&#39;re missing a full-featured timer module 

hope this works :)[/b] 

--- Quote End ---  

 

 

Hi, 

 

I think i saw your post actually. I didnt get what a timer module was. I&#39;ll try and add one.. thanx!
0 Kudos
Altera_Forum
Honored Contributor II
537 Views

Well that seemed to work thanx!!!

0 Kudos
Reply