Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

pio edge capture

Altera_Forum
Honored Contributor II
‎06-16-2011 07:58 AM
1,427 Views

asume a pio configered to input only, 32 bits,and cupture data on both rising and falling edge. 

does it mean thate data will be cuptured into pio in any change with the input?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎06-16-2011 08:38 AM
597 Views

The capture function can optionally generate an interrupt in response to the edge event. 

But nothing changes in the basic PIO operation: data is continuously updated in PIO, namely you can get PIO input status whenever you want, by reading the data register.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-16-2011 08:56 AM
597 Views

many thanks:)

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.