Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Ankündigungen
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

pio edge capture

Altera_Forum
Geehrter Beitragender II
1.425Aufrufe

asume a pio configered to input only, 32 bits,and cupture data on both rising and falling edge. 

does it mean thate data will be cuptured into pio in any change with the input?
0 Kudos
2 Antworten
Altera_Forum
Geehrter Beitragender II
595Aufrufe

The capture function can optionally generate an interrupt in response to the edge event. 

But nothing changes in the basic PIO operation: data is continuously updated in PIO, namely you can get PIO input status whenever you want, by reading the data register.
Altera_Forum
Geehrter Beitragender II
595Aufrufe

many thanks:)

Antworten