Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

re-generate sopc system

Altera_Forum
Honored Contributor II
1,172 Views

Hi mates! 

 

I have a question about when it is necesary to re-generate my niosII system. 

 

I am writting my own component to connect it through Avalon to the uP NiosII. Every time I change the verilog/vhdl code is it necesary to re-generate the sopc-system? 

 

It is supposed that the changes in the code don't affect to the component interfaces. 

 

Many thanks.
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
491 Views

If there is no change to the interfaces then it should not be necessary to regenerate the SOPC system.

0 Kudos
Altera_Forum
Honored Contributor II
491 Views

If there are no changes in top signals (e.g. new signals, signal removal, width change, etc), then the SOPC system can be left as it is, but You have to resynthesize the code.

0 Kudos
Altera_Forum
Honored Contributor II
491 Views

re-synthesize means re-compile? 

 

Thank you
0 Kudos
Altera_Forum
Honored Contributor II
491 Views

basically - yes.

0 Kudos
Reply