Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

up3 accessing memory

Altera_Forum
Honored Contributor II
1,016 Views

I followed "Accessing Sram sdram flash and lcd on UP3 tutorial",but it don't like the tutorial showed; 

 

when i added the Sdram and flash and generate,after i "update symble or block" 

,the sram and flash is on one tri state bridge ,and the sdram is on another ? 

 

why ,who can help me. 

 

thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
364 Views

Hi hanwl, 

 

> the sram and flash is on one tri state bridge ,and the sdram is on another ? 

> why ,who can help me. 

 

In the SOPCBuilder SDRAM Controller configuration box, make sure you selected 

the "Controller shares dq/dqm/addr I/O pins" checkbox. 

 

Regards, 

--Scott
0 Kudos
Reply