Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

up3 accessing memory

Altera_Forum
Honored Contributor II
‎11-16-2005 11:26 AM
1,017 Views

I followed "Accessing Sram sdram flash and lcd on UP3 tutorial",but it don't like the tutorial showed; 

 

when i added the Sdram and flash and generate,after i "update symble or block" 

,the sram and flash is on one tri state bridge ,and the sdram is on another ? 

 

why ,who can help me. 

 

thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-17-2005 04:17 PM
365 Views

Hi hanwl, 

 

> the sram and flash is on one tri state bridge ,and the sdram is on another ? 

> 

> why ,who can help me. 

 

In the SOPCBuilder SDRAM Controller configuration box, make sure you selected 

the "Controller shares dq/dqm/addr I/O pins" checkbox. 

 

Regards, 

--Scott
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.