- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I started work on my master thesis and i will be working on the 12900. This graph is from the 12th Generation Intel® Core™ Processors Datasheet, Volume 1 of 2
It shows no connection between the MLC of the E-cores and the LLC cache. But in the document it is also stated that "The LLC is shared between all IA cores as well as the Processor Graphics." So I assume the graph is just missing that connection and that the E-cores can actually access the L3 cache
Help would be much appreciated
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello @Lordtourette
Thank you for posting on the Intel️® communities.
Allow us to check that information internally, as soon as we have any updates we will post here.
Best regards,
Jose B.
Intel Customer Support Technician
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Lordtourette
Thank you for patiently waiting.
After reviewing the information, we found that graphs on documentation could have mistakes, however, that is not a technical issue.
Please visit How to Apply for an Intel® Resource and Documentation Center (RDC) and/or Intel® Developer Zone (Intel® DevZone) Account to have more information about the Cache hierarchy.
Best regards,
Jose B.
Intel Customer Support Technician
![](/skins/images/C4F7392A5C68ACA60290C9576F107044/responsive_peak/images/icon_anonymous_message.png)
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page