Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

5CEFA5 Power-up & JTAG problem

Altera_Forum
Honored Contributor II
‎03-20-2015 03:09 AM
1,110 Views

JTAG can not find the device, so I check the nSTATUS and CONFIG_DONE signal. 

It's weird that nSTATUS and CONFIG_DONE signal are high before I configure the device. 

The board is a new one and the flash is empty, why CONFIG_DONE signal high before I configure the device ? 

 

There are some other problems about this board, as follows, 

1, Power-up sequence is not the same as datasheet. 

2, Power-rail has some noise. 

But I think maybe they are not the problem, there maybe some problem else.  

 

Is there anyone met this problem before? 

 

Thank you
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.