Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21584 Discussions

5M570ZF256 pin out

Altera_Forum
Honored Contributor II
‎04-06-2011 01:58 AM
1,064 Views

I plan to use MAX V (5M570ZF256) in my design and want to be able to migrate to a denser device in the future so I was using the 5M2210Z.xls spreadsheet to plan my pin usage. The F256 column of that spreadsheet lists pin T6 as a GNDIO pin, but in the Quartus II Pin Planner for the 5M570ZF256 the properties of that pin are listed as DIFFIO_B6n. 

Which is correct? 

Thanks.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.