- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello everybody!
I have a question; In my design, i use verilog language and system works only when a command is recieved from the external controller and when the command is executed, goes back to wait state. i have a "is in wait state?" control block and i initialize some registers with default values in this block. Question is, when fpga is in wait state forever, these registers are set to the default values forever in the same loop and i wonder if this may harm the flip-flop regsters in the future or not. do i have to put an enable signal? or can i be sure that continuously setting a value to a flip-flop brings no problem? thanks..Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
That will be no problem. An enable signal may help reduce power usage though, but for just a few registers, it wont make a noticable difference.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Usual FPGA families have no decidated enable signal for synchronous registers. In so far, using an enable signal doesn't keep the register from being "set to the default values forever". You would need a gated clock to save an additional (actually small) amount of power. More dynamical power is dissipated by toggling registers, however.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks a lot..
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page