A Question about Operating DDR3 IP with UNIPHY.

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

A Question about Operating DDR3 IP with UNIPHY.

1,013 Views

Hi!

The interface between user and IP is Avalon-MM, I have known some operations of timing using this Interface.

My question is, my project instantiates a DDR3 IP, when I begin to do some read or write in the continous addresses, how can I determine the address increasing step length.

like when I write data in the address1, how comes the next address2 = address1 + ?.

For example, my ddr3 core, 128M16, the address format is like [CHIP-ROW-BANK-COL](1-14-3-10), the data width is 16; and in avalon-MM port, I set the data width is 64.

The avl-address is 26 bit width, not (14+3+10=)27? In my simulation, I found the address increment is 16, why is that?

Thanks in advance!

Rookie

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.