Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

A problem with SSRAM on the DE2-70!

Altera_Forum
Honored Contributor II
1,390 Views

I have a problem when I use the ssram on the DE2-70 board.in sopc design, I  

choose the Cypress CY7C1380C, and set up ssram size of 2M, in quartus, I use  

the schematic input methods.when I configure the pins I found the sopc  

generated module, the actual ssram module's pins are less than the pins in the  

user manual including (oSRAM_ADSP_N, oSRAM_ADV_N, oSRAM_CE2, and oSRAM_CE3_N).  

The block files can be complied and download to the DE2-70 board after I  

configured the module's pins. I design a new nios2 application,and it can be  

build successfully,but when you run" run as NIOS2 hardware", the program can  

also run, but the results are wrong. what's the problem? and how to solve it?  

Thank you!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
478 Views

try to use the SRAM/SSRAM controller core from University Program IP Core

0 Kudos
Altera_Forum
Honored Contributor II
478 Views

lzl506 please read: 

file:///C:/altera/81/quartus/sopc_builder/documents/ssram_interface_readme.html
0 Kudos
Reply