Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21594 Discussions

A question about Triple Speed Ethernet IP block

Altera_Forum
Honored Contributor II
1,085 Views

Hello. 

 

I am using Quartus 9.1, so TSE version is also 9.1. 

Configuration is MAC (without FIFO) + PCS (that is connected to GXB through ten-bit interface). 

My IC is Stratix-IIGX. 

Speed is 1000Mb/s. 

 

The question is: 

What should be the behaviour of the Triple Speed Ethernet IP block when Length\Type field is more than 0x600? 

 

There are such words in a User Guide (V9.1): 

====================================== 

frame type validation 

If the length/type field represents the frame type, the MAC function validates the 

type and duly processes each type. Frames with invalid types are discarded. The 

following sections describe the processing of each frame type. 

====================================== 

 

What frame types are supported by TSE IP block? 

There are only few types listed in UG, so any types that are not listed should be discarded? (protocol IP(0x800) for example) 

 

By practice (with Modelsim RTL simulator) every type > 0x600 that I tested goes well through MAC/PCS (no length errors, no packets drops). 

 

So, the question is - how to understand the words from User Guide listed above? 

They said that TSE should not transmit packets, but it transmits... 

Do it can stop working for unknown reason in the future? :) 

 

I need to receive and transmit packets of lengths from 46 to 12000 bytes for every type high-level protocol. 

Can I wait that Triple Speed Ethernet IP will allow this for me, or it will drop packets for some protocols? 

 

Thank you in advance for answers. 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
384 Views

Do somebody use this IP? :)

0 Kudos
Reply