Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

ADC and DAC interface with GPIO in alltera DE2 kit

Altera_Forum
Honored Contributor II
‎08-09-2011 05:47 PM
1,244 Views

hi...everyone....... 

 

i am beginner to FPGA and in verilog.....during my project filter design, actually i have written program for lowpass filter of 15 order..... but i am not understanding how to implement on FPGA . i am totally confused about input portions... wat input should i take and how.....?? 

 

 

plz anyone provide me or kindly guide me to tackle these problems....and if anyone has simillar projects than please provide it to me for reference and help..... 

 

your's help will be appreciated...and will be unforgatable.....,,cuz submission of my project is approaching towards me with great acceleration........ 

 

 

tnx
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.