Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

ADC in VHDL and De0 Nano ADC VHDL Code

Altera_Forum
Honored Contributor II
2,503 Views

Hi all, 

 

The DE0-Nano board's demo code for ADC is written in Verilog. Could anybody help me regarding the VHDL one. 

Also I would appreciate if help me regarding some examples, links and tutorials for the ADC in VHDL. 

 

Thank you in advance.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,362 Views

You can download free (time limited) Verilog to VHDL (and vice versa) converters. 

 

Look at X-HDL from X-Tek Corp: 

http://x-tekcorp.com/livesite/pages/x-hdl (http://x-tekcorp.com/livesite/pages/x-hdl

 

I'd hope the DE0-nano comes with some sample code that implements the physical layer interface to it's own ADC. Assuming that's written in Verilog you should be able to pass that through X-HDL to give you a something to work with. 

 

If not, the interface is a very simple SPI interface detailed in the following document: 

ftp://ftp.altera.com/up/pub/altera_material/12.1/tutorials/de0-nano/using_de0-nano_adc.pdf (ftp://ftp.altera.com/up/pub/altera_material/12.1/tutorials/de0-nano/using_de0-nano_adc.pdf

 

A little lateral thought should allow you to successfully write your own interface to it
0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

Thank you for the instructions.

0 Kudos
Reply