- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i want to use ALT_PLL_RECONFIG ip..
i tried design example but its for stratix family and tool is throwing error https://www.altera.com/support/literature/lit-ip.html thanks in advanceLink Copied
6 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Instantiate the ALT_PLL_RECONFIG Megafunction within Quartus. It will bring up a series of windows to configure the ip, click on "documentation" for information on how to use it.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Maybe is not supported on your fpga
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I've used PLL_RECONFIG on a Cyclone IV.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Just to top up, the Cyclone IV use ALTPLL_RECONFIG IP and the new V series devices ie Cyclone V use Altera PLL Reconfig IP
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Unfortunately there is no shortcut way. You cant just change the device from Stratix --> Cyclone IV, despite being ALTPLL & ALTPLL_Reconfig altogether. You would need to rebuild the design using Cyclone IV.
Anyway, if you rebuilt it in CIV, appreciate if you can attach to this post. Im sure someone else would be needing it too. :)- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, please provide solution for this irritating bug that I am also facing.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page