Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20878 Discussions

ATX PLL ( Frequency hole & Jitter Performance)

Altera_Forum
Honored Contributor II
‎07-19-2012 02:22 PM
1,122 Views

Hi altera expert, 

 

I have 2 question regarding the ATX PLL. 

 

1) We can not use whatever frequencies we want when using the the ATX PLL due to the frequency hole. My question is why this range of frequencies can not be used? What cause this frequency hole? Is there any good explanation? 

 

2) Altera handbook state that ATX PLL will have better jitter performance compare to CMU. My question is why? 

 

Thanks and regards, 

sysysy
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-20-2012 09:23 AM
329 Views

I think i got the answer already... 

Thanks anyway....
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.