Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Adding SSRAM for Reset and exception vector in NIOS2(sopc builder)

Altera_Forum
Honored Contributor II
1,427 Views

hi, 

I m using ssram CY7C140V33, which is not part of the SOPC builder SSRAM Controller.So i Created the new component for this SSRAM(added signals and interfaces). after adding to the SOPC system, im not able to add this SSRAM to Reset and exception vector of the NIOS2 cpu 

 

I need help 

 

regards, 

Gajanan
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
717 Views

Did you define your custom component as a memory component? If not, SOPC Builder will not see your SSRAM as a viable component for the reset and exception vectors. 

 

Best regards, 

 

 

Ben
0 Kudos
Altera_Forum
Honored Contributor II
717 Views

Thank you Ben for the reply 

 

How do i add the custom component as memory component in the sopc builder ? 

 

Regards 

Gajanan
0 Kudos
Altera_Forum
Honored Contributor II
717 Views

Add the following to your IP TCL file generated by SOPC (after you created component in SOPC) 

 

 

--- Quote Start ---  

set_interface_property <interface_name> isMemoryDevice true 

--- Quote End ---  

 

 

<interface_name> is the name that defined by SOPC
0 Kudos
Altera_Forum
Honored Contributor II
717 Views
0 Kudos
Altera_Forum
Honored Contributor II
717 Views

thanks for support 

it's working fine  

 

regards, 

Bhandari
0 Kudos
Reply