Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 讨论

Altlvds word aligner depth?

Altera_Forum
名誉分销商 II
1,663 次查看

How should I set the option in the altlvds megafunction which asks after how many pulses does the data alignment circuitry restore the serial data latency back to 0? The default is 4. I’m having an issue getting my word boundaries to align consistently from one power up cycle to another and I’m wondering if I have this set incorrectly.

0 项奖励
1 回复
Altera_Forum
名誉分销商 II
739 次查看

You should use at least as many pulses as your deserialization factor. If your have a deserialization factor of 8 for example, but only have a channel alignment depth of 4, then you can only step through half of your serial word.

0 项奖励
回复