Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19335 Discussions

Are LVDS SERDES constrained to only the IOPLL of the same bank?

TPepp
Beginner
1,074 Views

I am targeting an Arria 10 SX 660 (10AS066H1F34I1HG). Is it feasible to utilize an IOPLL in an adjacent bank to clock the SERDES in another? For example SERDES in 3F and IOPLL in 2J. The tools seem to indicate that it is not possible (Quartus 18.0) and report "Error (175006): Could not find path between the IOPLL and destination LVDS_CLOCK_TREE"

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
113 Views

Hi

Kindly follow the guidelines which is recommended by Quartus and use the same Bank IOPLL for connecting the LVDS IP.

 

Regards,

Rahul S

Reply