Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Are LVDS SERDES constrained to only the IOPLL of the same bank?

TPepp
Beginner
‎09-12-2018 04:38 PM
1,232 Views

I am targeting an Arria 10 SX 660 (10AS066H1F34I1HG). Is it feasible to utilize an IOPLL in an adjacent bank to clock the SERDES in another? For example SERDES in 3F and IOPLL in 2J. The tools seem to indicate that it is not possible (Quartus 18.0) and report "Error (175006): Could not find path between the IOPLL and destination LVDS_CLOCK_TREE"

0 Kudos

Link Copied

1 Reply
Rahul_S_Intel1
Employee
‎09-19-2018 03:58 AM
271 Views

Hi

Kindly follow the guidelines which is recommended by Quartus and use the same Bank IOPLL for connecting the LVDS IP.

 

Regards,

Rahul S

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.