- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
HI!
In my project (with a Cyclone IV EP4CE10 FPGA) I am using only the digital IO pins for input and output. The inside circuit (described with schematic and VHDL), should use only combinator and sequential circuit (Flip Flop and gates).
In this case, can I avoid to power supply the analog and PLL pins (VCCA1, VCCA2, VCC_PLL1, VCC_PLL2, GNDA)?
Can I leave these pins disconnected?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi CLa R ,
VCCA - Analog power for PLLs[1..8]. All VCCA pins must be powered and all VCCA pins must be powered up and powered down at the same time even if not all the PLLs are used.
VCCD_PLL - Digital power for PLLs[1..8]. The designer must power up these pins, even if the PLL is not used.
Thanks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
If you are not using any logic inside the FPGA ,still you need to connect the recommendation provided in the PCG
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-iv/pcg-01008.pdf
Regards,
Rahul S

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page