Arria 10 Dev board sampling LVDS input signals at 1ghz

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Arria 10 Dev board sampling LVDS input signals at 1ghz

1,164 Views

Hi,

I'm attempting to input 1 strobe signal (used to start an acquisition window) and 16 data signals into the Arria 10 Development board using the FMC connector. The purpose is to time stamp the 16 data signals with a 1ns resolution which means running the design at 1Ghz, my plan for doing this is having a PLL with two 500mhz outputs 180 degrees out of phase which will clock 2 FIFOs which will have the data going into them. (then read the data out in a slower clock domain)

I have managed to create a design that passes timing doing this but isn't functioning as desired. I want to know if it is possible to do what I am suggesting?

I don't know if I can use the "Altera GPIO DDIO" IP core or Altera LVDS SERDES to help me make the input pins run at high speeds than a general IO?

Thank you for your help in advance!

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.