- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello everyone,
I’m reaching out for assistance regarding data transfer between the HPS and the FPGA on the Arria 10 SoC. I’m not an expert in SoC systems, so I would greatly appreciate any detailed examples or application notes that could guide me through this process. I’ve read about the HPS-to-FPGA bridge, but I’m still unclear on how to configure communication on both sides (HPS and FPGA).
Thank you in advance for your help!
- Tags:
- arria10
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi RubenPadial,
I think probably you can refer to this design example for reference:
https://www.rocketboards.org/foswiki/Documentation/DatamoverDesignExample
Thanks.
Regards,
Aik Eu
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello @aikeu
Is there any similar example but for A10 SoC platform?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi RubenPadial,
I think there is no specfic data mover reference for Arria10.
Those references can be find through:
Thanks.
Regards,
Aik Eu
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi RubenPadial,
As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
Thanks.
Regards,
Aik Eu
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is there any other example related to the HPS-to-FPGA bridge? I wasn't able to find a descriptive guideline or application note among the Intel documentation.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page