Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Arria II GX - serial interface rate test

Altera_Forum
Honored Contributor II
‎06-10-2014 12:24 PM
983 Views

I have Arria II GX device and want to make some acceptance tests for the serial interfaces on the pcb. 

What is the simplest serdes core that is recommended to use (Tx core -> loop on board -> rx core)?  

Are you familiar with SerialLite?  

What is approximately the max output bitrate for LVDS non-transceiver pins? 

 

Thanks, 

GDI
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.