Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20867 Discussions

Arria V GZ Transceiver Native PHY reference design using the 10G PCS

lcoon1981
New Contributor I
528 Views

Hi,

Is there any reference design available for AV GZ using the Transceiver Native PHY with 10G PCS to achieve 12.5 Gbps performance? I will be using Arria V 5AGZME7H2F35I3 for the project.

Thank you!

 

 

0 Kudos
1 Solution
4 Replies
Kshitij_Intel
Employee
509 Views

Hi,

 

You must be able to generate the example design using IP Parameter Editor for the required configuration.

 

FYR Refer to V-Series Transceiver PHY IP Core User Guide(attached).

 

Thank you

Kshitij Goel

 

0 Kudos
lcoon1981
New Contributor I
503 Views

Hi Goel,

 

Not all IP core can generate the example design using IP Parameter Editor. I am looking for Arria V GZ Transceiver Native PHY IP Core, and the IP Parameter Editor cannot generate example design. Do you have example design that can share?

 

Thanks.

0 Kudos
Kshitij_Intel
Employee
488 Views
0 Kudos
lcoon1981
New Contributor I
470 Views

Thank you!

0 Kudos
Reply