- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Is there any reference design available for AV GZ using the Transceiver Native PHY with 10G PCS to achieve 12.5 Gbps performance? I will be using Arria V 5AGZME7H2F35I3 for the project.
Thank you!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sharing the design example link
https://community.intel.com/t5/FPGA-Wiki/Arria-V-Transceiver-PHY-Basic-Design-Examples/ta-p/735223
Thank you
Kshitij Goel
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Goel,
Not all IP core can generate the example design using IP Parameter Editor. I am looking for Arria V GZ Transceiver Native PHY IP Core, and the IP Parameter Editor cannot generate example design. Do you have example design that can share?
Thanks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sharing the design example link
https://community.intel.com/t5/FPGA-Wiki/Arria-V-Transceiver-PHY-Basic-Design-Examples/ta-p/735223
Thank you
Kshitij Goel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you!

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page