Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Avalon MM master burst write/read

Altera_Forum
Honored Contributor II
‎04-09-2010 10:02 AM
1,240 Views

Hi, I would like to know is it a must to include the beginbursttransfer if the custom master support burst transaction?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-09-2010 05:41 PM
446 Views

It is not a mandatory signal and I do not recommend using it. To support bursting all you need is the burst count signal and make sure it meets the correct signal timing based on what is provided in the Avalon specification.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.