Avalon MM master burst write/read - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Avalon MM master burst write/read

1,111 Views

Hi, I would like to know is it a must to include the beginbursttransfer if the custom master support burst transaction?

Link Copied

1 Reply

317 Views

It is not a mandatory signal and I do not recommend using it. To support bursting all you need is the burst count signal and make sure it meets the correct signal timing based on what is provided in the Avalon specification.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.