Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Avalon ST bridge information

Altera_Forum
Honored Contributor II
‎02-03-2009 01:03 PM
1,449 Views

Hi, 

 

I'd like to know if there are some bridges AVALON-MM <-> AVALON-ST ? 

Or how i build a system interconnect via SOPC builder between NIOS and streaming interface (SINK and SOURCE) whose pins are out of the chip linking for example with external receiver and transmitter FIFO ? 

 

Thank you
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-04-2009 08:28 AM
513 Views

If you need a high bandwidth on the stream input/output and/or a low CPU overhead, you can use a scatter/gather dma core (http://www.altera.com/literature/hb/nios2/qts_qii55003.pdf). If not you can also use an on-chip fifo (http://www.altera.com/literature/hb/nios2/qts_qii55002.pdf).

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.