Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
19680 Discussions

BLVDS termination for MAX 10

Altera_Forum
Honored Contributor II
1,262 Views

I am using a MAX 10 to drive another chip using LVDS. I am using the true LVDS driver. I would like tobe able to Tri-State the LVDS driver when the power to the chip that I am driving is not enabled. If I use BLVDS, will I need to use any external resistors?

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
182 Views

Refer to AN-522 - "Implementing Bus LVDS Interface in Supported Altera Device Families". 

 

Yes - this suggests the use of series termination resistors as well as termination resistors for each end of the bus. 

 

For MAX 10 use the "GPIO Lite IP" core. 

 

Cheers, 

Alex
Altera_Forum
Honored Contributor II
182 Views

Sorry - I meant to give you the link... 

 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/an/an522.pdf 

 

Cheers, 

Alex
Altera_Forum
Honored Contributor II
182 Views

In a first step I would check if the LVDS receiver has any problems with LVDS input being driven while the device is unpowered.  

 

Any LVDS receiver or complex chip with LVDS inputs that I know won't. You might be solving a non-existing problem.
Reply